Single-/Dual-Band 802.11a/b/g
World-Band Transceiver ICs
to the VCO drifting to an adjacent sub-band. In this
case, it is advisable to reprogram the PLL by either
manual or automatic sub-band selection.
Programmable Registers
The MAX2828/MAX2829 include 13 programmable, 18-
bit registers: 0, 1, standby, integer-divider ratio, frac-
tional-divider ratio, band select and PLL, calibration,
lowpass filter, Rx control/RSSI, Tx linearity/baseband
gain, PA bias DAC, Rx gain, and Tx VGA gain. The 14
most significant bits (MSBs) are used for register data.
The 4 least significant bits (LSBs) of each register con-
tain the register address. Data is shifted in MSB first.
The data sent to the devices, in 18-bit words, is framed
by CS. When CS is low, the clock is active and data is
shifted with the rising edge of the clock. When CS tran-
sitions high, the shift register is latched into the register
selected by the contents of the address bits. Only the
last 18 bits shifted into the device are retained in the
shift register. No check is made on the number of clock
pulses. For programming data words less than 14 bits
long, only the required data bits and the address bits
are required to be shifted, resulting in faster Rx and Tx
gain control where only the LSBs need to be pro-
Comentarios a estos manuales